

Applications of Silicon–Germanium Heterostructure Devices

Series in Optics and Optoelectronics

Series Editors:

R G W Brown, University of Nottingham, UK

E R Pike, Kings College, London, UK

Other titles in the series

The Optical Transfer Function of Imaging Systems

T L Williams

Super-Radiance

M G Benedict, A M Ermolaev, U A Malyshev, I V Sokolov and
E D Trifonov

Solar Cells and Optics for Photovoltaic Concentration

A Luque

Forthcoming titles in the series

Optical Fibre Devices

J P Goure and I Verrier

Diode Lasers

D Sands

**High Aperture Focussing of Electromagnetic Waves and
Applications in Optical Microscopy**

C J R Sheppard and P Torok

**Power and Energy Handling Capabilities of Optical Materials,
Components and Systems**

R M Wood

The Practical Application of the Moire Fringe Method

C A Walker (ed)

Transparent Conductive Coatings

C I Bright

XUV Optics: Fundamentals and Applications

A V Vinogradov

Other titles of interest

Thin-Film Optical Filters (Third Edition)

H Angus Macleod

Series in Optics and Optoelectronics

Applications of Silicon–Germanium Heterostructure Devices

C K Maiti and G A Armstrong

Indian Institute of Technology,
Kharagpur 721302, India
and

The Queen's University of Belfast,
Belfast, Northern Ireland, UK

IOP

Institute of Physics Publishing
Bristol and Philadelphia

© IOP Publishing Ltd 2001

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the publisher. Multiple copying is permitted in accordance with the terms of licences issued by the Copyright Licensing Agency under the terms of its agreement with the Committee of Vice-Chancellors and Principals.

British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library.

ISBN 0 7503 0723 4

Library of Congress Cataloguing-in-Publication Data are available

Consultant Editor: S C Jain
Commissioning Editor: Tom Spicer
Production Editor: Simon Laurenson
Production Control: Sarah Plenty
Cover Design: Victoria Le Billon
Marketing Executive: Colin Fenton

Published by Institute of Physics Publishing, wholly owned by The Institute of Physics, London

Institute of Physics Publishing, Dirac House, Temple Back, Bristol BS1 6BE, UK

US Office: Institute of Physics Publishing, The Public Ledger Building, Suite 1035, 150 South Independence Mall West, Philadelphia, PA 19106, USA

Typeset in L^AT_EX using the IOP Bookmaker Macros
Printed in the UK by J W Arrowsmith Ltd, Bristol

In memory of
Dr Suva Maiti

CONTENTS

PREFACE	xiii
1 INTRODUCTION	1
1.1 Evolution of bipolar technology	5
1.2 Heterojunction bipolar transistors	9
1.3 Development of SiGe/SiGeC HBT technology	13
1.4 Heterostructure field-effect transistors	16
1.5 Vertical heterostructure FETs	18
1.6 Optoelectronic devices	20
1.7 Applications of SiGe HBTs	21
1.8 Summary	25
Bibliography	25
2 FILM GROWTH AND MATERIAL PARAMETERS	32
2.1 Strained layer epitaxy	33
2.2 Deposition techniques	42
2.2.1 Wafer cleaning	43
2.2.2 Molecular beam epitaxy	44
2.2.3 UHV CVD	46
2.2.4 LRPCVD and RTCVD	47
2.2.5 Very low pressure CVD	48
2.2.6 Remote plasma CVD	48
2.2.7 Atmospheric pressure CVD	48
2.2.8 Solid phase epitaxy	49
2.2.9 SiGeC film growth	49
2.2.10 Strained-Si film growth	50
2.3 Thermal stability of alloy layers	51
2.4 Bandgap and band discontinuity	52
2.4.1 Si/SiGe	54
2.4.2 Si/SiGeC	56
2.4.3 Strained-Si	58
2.5 Mobility	59
2.5.1 Si/SiGe	59
2.5.2 Si/SiGeC	59

2.5.3	Strained-Si	63
2.6	Summary	64
	Bibliography	65
3	PRINCIPLE OF SIGE HBTs	73
3.1	Energy band	75
3.2	Terminal currents in a SiGe HBT	77
3.3	Transit time	83
3.4	Early voltage	85
3.5	Heterojunction barrier effects	90
3.5.1	Effect of undoped spacer layers	92
3.6	High level injection	94
3.7	High-frequency figures-of-merit	96
3.7.1	Unity gain cut-off frequency, f_T	96
3.7.2	Maximum oscillation frequency, f_{max}	98
3.8	Breakdown voltage, BV_{ceo}	99
3.9	Summary	100
	Bibliography	100
4	DESIGN OF SIGE HBTs	104
4.1	Device modelling	106
4.2	Numerical methods	108
4.3	Material parameters for simulation	110
4.3.1	SiGe: hole mobility	112
4.3.2	SiGe: electron mobility	113
4.3.3	SiGe: bandgap	115
4.3.4	Recombination and carrier lifetime	117
4.4	History of simulation of SiGe HBTs	118
4.5	Experimental SiGe HBTs	119
4.6	Device design issues	121
4.6.1	Base design	122
4.6.2	Emitter design	126
4.6.3	Collector design	129
4.7	Small-signal ac analysis	134
4.7.1	Small-signal equivalent circuit	134
4.7.2	Evaluation of transit time	139
4.7.3	ECL gate delay	141
4.8	Summary	145
	Bibliography	145
5	SIMULATION OF SIGE HBTs	152
5.1	Epitaxial-base SiGe HBT (1995)	155
5.2	Double polysilicon self-aligned SiGe HBT (1998)	159
5.3	Energy balance simulation	162
5.4	SiGe HBTs on SOI substrates	166

5.5	Low-temperature simulation	172
5.5.1	Low-temperature SiGe HBTs	173
5.5.2	Low-temperature simulation using ATLAS	175
5.6	I ² L circuits using SiGe HBTs	180
5.7	Noise performance	182
5.8	Radiation effects on SiGe HBTs	186
5.8.1	Low dose-rate effects	189
5.8.2	Simulation of radiation hardness	190
5.9	Summary	192
	Bibliography	192
6	STRAINED-SI HETEROSTRUCTURE FETS	196
6.1	Mobility in strained-Si	198
6.1.1	Theoretical mobility	198
6.1.2	Experimental mobility	200
6.2	Band structure of strained-Si	203
6.3	Device applications	204
6.3.1	Strained-Si n-MOSFETs	206
6.3.2	Strained-Si p-MOSFETs	209
6.4	Simulation of strained-Si HFETs	213
6.5	MODFETs	217
6.6	Heterojunction Si/SiGe CMOS	226
6.7	Summary	231
	Bibliography	232
7	SIGE HETEROSTRUCTURE FETS	238
7.1	HFETs: structures and operation	241
7.1.1	Experimental HFETs	242
7.2	Design of SiGe p-HFETs	245
7.2.1	SiGe: MOS capacitor simulation	245
7.2.2	Si-cap/oxide thickness variation	246
7.2.3	Germanium mole fraction	247
7.2.4	Choice of gate material	249
7.2.5	Current–voltage characteristics	250
7.2.6	δ -doped p-HFETs	252
7.3	SiGe p-HFETs on SOI	254
7.4	SiGeC p-HFETs	257
7.5	Devices using poly-SiGe	259
7.5.1	Poly-SiGe gate MOSFETs	260
7.5.2	Poly-SiGe thin-film transistors	261
7.6	Vertical FETs	263
7.6.1	Vertical SiGe HFETs	263
7.7	Noise in p-HFETs	265
7.8	Summary	267
	Bibliography	268

8 METALLIZATION AND HETEROSTRUCTURE SCHOTTKY DIODES	272
8.1 Deposition of metal films	274
8.2 Fabrication of Schottky diodes	276
8.3 Silicidation of group IV alloy films	276
8.4 Silicidation with titanium	278
8.4.1 Rutherford backscattering characterization	279
8.4.2 Auger electron spectroscopy characterization	282
8.4.3 Sheet resistivity	284
8.5 Silicidation using Pt and Pd	285
8.6 Heterostructure Schottky diodes	287
8.7 Schottky diodes on strained-Si _{1-x} Ge _x	291
8.7.1 Barrier height and ideality factor	293
8.7.2 Interface state density distribution	300
8.8 Schottky diodes on strained-Si	303
8.9 Summary	305
Bibliography	307
9 SIGE OPTOELECTRONIC DEVICES	310
9.1 Optoelectronic devices in silicon	315
9.1.1 p-n junction photodiode	316
9.1.2 Schottky barrier photodiode	317
9.1.3 p-i-n photodetectors	318
9.1.4 Metal-semiconductor-metal photodetectors	318
9.2 Optical properties of SiGe and SiGeC films	321
9.3 Optical devices using SiGe alloys	325
9.4 Optical devices with SiGeC and GeC alloys	334
9.5 Simulation of optoelectronic devices	336
9.5.1 PtSi/SiGe Schottky photodetectors	338
9.5.2 SiGe p-i-n photodetectors	341
9.5.3 MSM photodetectors	345
9.5.4 SiGe/Si waveguide photodetectors	350
9.6 Summary	352
Bibliography	353
10 RF APPLICATIONS OF SIGE HBTS	359
10.1 SiGe: perspective for wireless communication	363
10.2 Technology comparison	367
10.3 MOS versus bipolar	369
10.4 SiGe BiCMOS technology	375
10.5 RF circuits	378
10.5.1 Low-noise amplifiers	378
10.5.2 Power amplifiers	381
10.5.3 VCOs and frequency synthesizers	384
10.6 Passive components	386

10.7 Commercially available products	388
10.7.1 TEMIC Semiconductors	388
10.7.2 IBM	390
10.8 Summary	392
Bibliography	392
INDEX	397

PREFACE

Since the first report of SiGe heterostructure bipolar transistors (HBTs) in 1987, there has been tremendous progress in SiGe research. The successful demonstrations of SiGe HBT technology, in both high-performance digital and analogue circuit applications, are the results of over 15 years of steady research progress from initial material preparations in 1984, through device demonstrations from 1987–1992 to large scale circuit fabrication in 1994 and commercial products in 1998.

With the development of the ultrahigh vacuum chemical vapour deposition (UHVCVD) system, which produces highly uniform SiGe heterostructures more rapidly than other methods, such as molecular beam epitaxy (MBE) or low-pressure CVD, only minor modifications to the process flow are required to incorporate the manufacture of SiGe HBTs into a conventional bipolar or complementary metal–oxide–semiconductor (BiCMOS) line. Indeed, SiGe HBTs integrated with CMOS (BiCMOS) circuits have been shown to be substantially cheaper than III–V technology. Qualified full-scale production devices (with cut-off frequencies in the 50–60 GHz range) and circuits using 200 mm wafers in a standard 0.5 μm CMOS line are now available.

SiGe HBTs are superior to Si bipolar junction transistors (BJTs) and comparable to the best GaAs transistors, in that they are ideally suited for low-voltage, low-power wireless communication applications. Promising research results, combined with recent commercialization announcements, have generated considerable optimism. Silicon has been pushed to the 1–2 GHz frequency domain. However, many new RF applications, such as handheld and personal communication systems (PCS), direct broadcast TV, local multipoint distribution systems and wireless LANs, require circuit operation at frequencies up to 30 GHz.

High-speed digital communications (up to 40 Gbps) such as synchronous optical network (SONET) applications also require high-speed devices—typically with a maximum oscillation frequency, f_{max} in excess of 100 GHz. It is now believed that, in many of these markets, SiGe will provide direct competition for GaAs on the grounds of cost and design flexibility. Indeed, it is possible that SiGe technology may

eventually be applicable in the frequency range above 30 GHz, where GaAs is currently well established, in projects requiring wireless technology for traffic management and control, such as global positioning systems (GPS), sensor collision avoidance systems, road speed monitors and side airbag triggers.

The application of strained-SiGe to heterostructure field-effect transistors (FETs) is not as well developed as that of HBTs. In MOS technology, scaling the gate length is impeded by lithographic techniques and scaling device width is limited by the relatively low hole mobility of a silicon p-channel metal-oxide-semiconductor field-effect transistor (p-MOSFET). When used in a heterojunction FET, strained-SiGe enhances the mobility of holes but not of electrons. Thus, the current drive of the p-MOSFET is improved, but not that of the n-MOSFET. However, strained-Si grown on a relaxed-SiGe buffer layer improves the electron mobility and current drive of an n-MOSFET. Other important research topics include synthesis of SiGeC, a carbon-containing alloy of SiGe and Si, and quantum-confined structures, which may ultimately offer an alternative to lithographic techniques or serve as single-electron devices.

Integrated optoelectronics is another promising research field for SiGe devices, although development is hindered by the lack of a SiGe light emitter. Detectors and waveguides have been demonstrated, and integrated SiGe and Si devices are possible. Work is underway on a graded buffer layer—a virtual substrate—of SiGe that would permit III-V/SiGe/Si integration. Possible photonic devices are under development including: low-loss optical waveguides, photodetectors for 1.3–1.6 μm , light emitters, long-wave infrared detectors, optical switches and photonic integrated circuits.

In this textbook, we discuss the relevance of SiGe technology to all the above application areas. The main focus of the book is on device applications, backed up by an extensive survey of the literature. Chapter 1 reviews the key developments in SiGe technology from the earliest research to the present day, leading to a brief summary of the current status of SiGe products in the marketplace. Chapter 2 describes key technology issues for the growth of stable strained-SiGe layers using different types of reactors. The effect of the Ge composition on strain and the consequent effect on bandgap and mobility is described. Chapter 3 gives the background theory of the HBT. Chapter 4 describes issues relating to optimal design of SiGe HBTs and considers how device simulation can be used to determine key indicators of device performance. Chapter 5 extends the concepts of chapter 4 to give a number of examples of the use of device simulation to study a wide range of device structures involving application of SiGe.

Chapter 6 describes how growth of a strained silicon (strained-Si) layer on a relaxed-SiGe buffer layer has led to higher values of electron mobility with the resultant enhancement in the high-frequency performance

of heterojunction field-effect transistors (HFETs). Strategies for the enhancement of hole mobility using either MOSFET or modulation-doped field-effect transistor (MODFET) structures are given. The impact of both strained-Si MODFETs and MOSFETs as a basis for future deep submicron CMOS is considered. In chapter 7, an alternative approach to the formation of a p-HFET is described, involving growth of a strained-SiGe epitaxial layer on a silicon substrate. Once again, the overall objective is a higher mobility, in this case hole mobility, to improve both the transconductance and bandwidth associated with the p-channel MOSFET.

Chapter 8 discusses design, characterization and application of Schottky diodes, while chapter 9 considers the design and application of optoelectronic devices. Finally, chapter 10 assesses how SiGe technology competes with other alternative technologies in the wireless telecommunications marketplace. It also focuses on how SiGe technology has rapidly matured, allowing its integration into a mixed signal BiCMOS process.

In summary, this book fills a gap in the literature in a rapidly evolving field, as it blends together wide ranging descriptions of SiGe technology, device physics and circuit applications. Where possible, the theoretical material is backed up by computer simulation. An extensive bibliography is provided for each chapter, which helps the reader identify the key stages in the development of SiGe from early research through to its integration in high-performance BiCMOS.

We wish to extend special thanks to Professor S C Jain, Consultant Editor, Institute of Physics Publishing, for his keen interest and valuable comments. We are grateful to Tom Spicer, Commissioning Editor, for his personal support for this project. It was due to the skill and efforts of his colleagues, Simon Laurenson, Production Editor, and Sarah Plenty, Production Controller, that the project could be completed in a relatively short time. They deserve our sincere thanks. The help of the Production Department in removing the deficiencies in several figures is gratefully acknowledged.

Finally, we must thank sincerely our families for their support and help during the preparation of this book.

C K Maiti
G A Armstrong
26 October 2000

Chapter 1

INTRODUCTION

Silicon is by far the most widely used semiconductor material and is likely to remain so for the foreseeable future, although from the perspective of an integrated circuit (IC) designer silicon is hardly a perfect semiconductor. Compared with other semiconductors, it is relatively poor in terms of how fast the charge carriers can move through the crystal lattice, which limits the speed at which silicon devices can operate. ‘Why is silicon still dominant?’ The answer to this question is economics. Silicon is abundant in nature, non-toxic, strong and an excellent conductor of heat. It can be grown to a very high purity and very large diameter (with 12 inch now being contemplated) wafers, and it readily forms a stable insulating film (SiO_2 or Si_3N_4) of high quality. Properties of this kind make silicon a natural choice for IC manufacturing and, in fact, over the past 40 years or so, the performance of silicon ICs and the density of devices per unit area have soared, while the cost per function has plunged (see figure 1.1). ICs are more difficult and more expensive to fabricate from III–V compound semiconductors such as GaAs/AlGaAs or InP. High-quality oxides are scarce in the III–V semiconductors, impeding device integration. High-purity, large diameter crystals are difficult to grow and yield is poor because of more defect density.

For decades, miniaturization has been the key to faster performance of ICs. As the size of a transistor, whether field effect or bipolar, influences its speed of operation, designers have focused on creating ever smaller transistors. The strategy for enhancing the function of an electronic device by reducing its critical dimensions is commonly referred to as scaling. Although scaling has led to improvement in the speed and flexibility of silicon-based electronics, the trend cannot continue indefinitely. Researchers are actively pursuing alternative approaches to boost the speed of electronic devices by introducing ‘bandgap engineering’. In silicon technology, two materials may be used in bandgap-engineered transistors: silicon carbide (SiC) and silicon-germanium (SiGe). Silicon




Figure 1.1. Moore's law: the gate length and cost of production lines as a function of time. Source: National Technology Roadmap for Semiconductors, Semiconductor Industry Association, San Jose, USA, 1997. (After Paul D J 1999 *Adv. Mater.* **11** 191–204.)

carbide is a suitable emitter material, since it has a wider bandgap of 2.2 eV, while SiGe is a suitable base material with a lower bandgap which is dependent on the Ge content.

The evolution of SiGe technology has been very rapid. It has gone from laboratory research in less than eight years to a commercial reality. As an example, a 12-bit digital-to-analogue converter (DAC) has been developed jointly by IBM and Analog Devices that processes data at 1.0 Gbit s^{-1} , which matches the speed of the best such circuits built using GaAs technology and it operates on a fraction of the power they require. At present, aggressively designed SiGe transistors have cut-off frequencies in excess of 130 GHz.

In recent years, SiGe transistors, and other devices based on SiGe alloys, have been evident in an increasing number of products. SiGe heterojunction bipolar transistor (HBT) technology has the advantage of relatively simple integration with conventional complementary metal-oxide semiconductor (CMOS) silicon circuits to form a SiGe BiCMOS technology, in which the Si bipolar devices and SiGe HBTs can be integrated for critical high-speed analogue or digital functions. Silicon CMOS can serve for very high density memory or compact on-chip signal processing functions, which cannot be realized in other technologies.

The two most important devices used in silicon technology are the bipolar and field-effect transistors, each having their strengths and




Figure 1.2. Capacity of backbone network. (After Nakamura M 1998 *IEEE ISSCC Tech. Dig.* pp 16–21.)

weaknesses. Bipolar transistors with their high transconductance have predominantly been used in analogue applications, such as small-signal amplification, and in high-speed digital circuits, such as emitter coupled logic (ECL). For digital circuit applications, CMOS technology dominates because of its low power dissipation and high density of integration. The variety of bipolar transistors can, in general, be grouped into those optimized to satisfy the requirements of two major industries: communications and computers.

As all activities of modern society have become information oriented, the need for high-speed and large capacity telecommunications systems is rapidly increasing. The rapid growth in data transmission has also created an urgent demand for increasing transmission capacity in backbone networks. Today, 10 Gb s^{-1} systems are in commercial use. Figure 1.2 shows the predicted trend for optical fibre transmission capacity. Two methods exist for achieving a higher transmission capacity:

- (i) time division multiplexing (TDM), and
- (ii) wavelength division multiplexing (WDM).

Figure 1.3 shows the relationship between the bit rate and the required cut-off frequency (f_T) of devices from differing technologies. A 10 Gb s^{-1} system with f_T in the range 25–50 GHz can be satisfied using Si bipolar technology, while a 40 Gb s^{-1} system, with corresponding f_T in the range 100–200 GHz, will require SiGe, GaAs or InP HBTs.

In communication applications, the increased importance of transmitting, receiving and interpreting data transmissions at high speeds has generated a need for high-frequency precision analogue circuitry. With




Figure 1.3. Electron devices for backbone network. (After Nakamura M 1998 *IEEE ISSCC Tech. Dig.* pp 16–21).

internet host counts doubling every five to seven months, there is a pressing need for high-speed interconnect circuits [1]. In these circuits, the high operating frequency, high transconductance, close matching of the device parameters and bandgap voltage referencing capabilities of bipolar transistors make them invaluable to the design of analogue circuits.

In the computer industry, the high-frequency performance and high current drive capabilities of bipolar transistors enable the realization of digital circuits with very low gate delay and high fan-out compatibility. The switching delay of a bipolar circuit is made up of three major components. The importance of these two characteristics can be best illustrated by a graph of the ECL gate delay time versus the collector current of the bipolar transistors, as shown in figure 1.4. In the low collector current range, the gate delay is a function of the load resistance, R_L , and the input capacitance of the gate, C_{in} , which is determined by the capacitance of the bipolar transistors as seen from the gate input. In the high collector current range, the gate delay decreases, approaching a minimum set by the total forward transit time of the transistor, τ_F . At higher currents, the product of the combination of extrinsic and intrinsic base resistance and the diffusion capacitance begins to dominate the propagation delay. As is evident from figure 1.4, the realization of low gate delays requires the use of increased collector currents. Thus, if the operating current per gate is a limiting factor, the design should be focused on the reduction of parasitic capacitances. The delay contributed by each part of the transistor is different, depending on the type of circuit used.